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 
Abstract— We present a behavioral compact model of 3D 
NAND flash memory for integrated circuits and system-level 
applications. This model is easy to implement, computationally 
efficient, fast, accurate and effectively accounts for the different 
parasitic capacitance coupling effects applicable to the 3D 
geometry of the vertical channel Macaroni body charge-trap 
flash memory. The model parameter extraction methodology is 
simple and can be extended to reproduce the electrical behavior 
of different 3D NAND flash memory architectures (with different 
page size, dimension, or number of stacked layers). We believe 
that the developed compact model would equip the circuit 
designers and system architects with an effective tool for design-
exploration of 3D NAND flash memory devices for diverse 
unconventional analog applications. 
 
Index Terms—3D NAND, Charge trap (CT) memory, 
Compact model, Flash memory, Macaroni body.  
I. INTRODUCTION 
NAND flash technology, with the aid of three-dimensional 
(3D) stacking, continues to be the most promising non-volatile 
data-storage system to cope up with the overwhelming data 
explosion in this era of internet-of-things (IoT) [1]-[3]. The 
3D NAND flash memory has now become ubiquitous with a 
wide range of applications ranging from portable USB sticks, 
camera and smart phone flash drives to solid-state-drives 
(SSD) [4] and cloud storage [5]. With ultra-high (> 1 Tb) 
density, ultra-low cost per bit, fast random access and multi-
level programming capability per cell [6]-[8], 3D NAND flash 
also appears lucrative for analog applications requiring dense 
network of devices, in particular for computing. However, the 
lack of a proper framework for analyzing the efficacy of 3D 
NAND flash memory limits the efforts of the designer 
community in this direction. Although 3D NAND flash string 
has been widely studied with the help of 3D TCAD 
simulations [9]-[11], such an approach is slow, 
computationally expensive and unfeasible for circuit and 
system-level simulations. Therefore, the development of a 
simulation program with integrated circuit emphasis (SPICE)-
compatible compact model, which could enable the circuit 
designers and system architects to explore the design-space 
with 3D NAND flash memory without incurring any 
computational complexity, is essential. Although several  
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Fig. 1.  3-D view of the vertical charge-trap 3D NAND flash memory array. 
 
compact models have been proposed for the planar floating 
gate (FG) NAND flash memory arrays [12]-[16], to the best of  
our knowledge, no compact model is available for the vertical 
channel charge-trap (CT) 3D NAND flash memory cells. 
Moreover, 3D NAND flash memory arrays demand a holistic 
treatment owing to the significant parasitic coupling attributed 
to their 3D geometry.  
        To this end, in this letter, we present a behavioral 
compact model of the Macaroni body charge-trap 3D NAND 
flash memory. This model takes into account the different 
parasitic coupling effects in the memory array owing to the 3D 
geometry of the cells. Moreover, we formulate a simple two-
step model parameter extraction procedure which may be used 
to reproduce the electrical behavior of different 3D NAND 
flash memory architectures (with different page size, 
dimension or number of stacked layers). The developed model 
is fast, easy to implement, computationally inexpensive and 
accurately predicts the electrical characteristics of the 3D 
NAND flash string. We believe that this work is an important 
step towards exploiting 3D NAND flash for different 
unconventional analog applications apart from digital 
memory. 
II. COMPACT MODEL FORMULATION 
The three-dimensional view of the 3D NAND flash memory 
array considered in this work for the formulation of compact 
model is shown in Fig. 1. It consists of a 3×3 string array of 
vertical channel charge-trap (CT) devices with a gate stack of 
oxide/nitride/oxide (O/N/O) and Macaroni body (Fig. 2(a)). 
Each string consists of 10 metal plate word-lines (WLs) and a 
select transistor for the bit-line (BSL) and the source-line 
(SSL), respectively. The basic cell in a string, as shown in Fig.  
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Fig. 2. (a) Different parasitic capacitances in a 3D NAND flash memory array 
and (b) unit cell representation for compact model development. 
 
 
 
Fig. 3. Representation of a generalized 3D NAND flash memory array 
utilizing the compact model approach. 
 
2(b), is modelled as a polysilicon gate-all-around nanowire 
field-effect transistor (GAA-NWFET) with a voltage- 
controlled-voltage-source (VCVS) to mimic the shift in the 
threshold voltage upon application of a program/erase pulse. 
The central string (containing the unit cell in Fig. 2(a)) is 
analyzed for extraction of the model parameters. Since the 
parasitic capacitances and the consequent coupling effects are 
highly pronounced in the 3D NAND flash arrays, the other 
strings are included to enable accurate estimation of the 
coupling effects. The cell-cell coupling between adjacent cells 
sharing the same WL is modelled using a horizontal 
capacitance (CH) while the vertical coupling between the cells 
on the same string is taken into account via a vertical 
capacitance (CV) as shown in Fig. 2(a). In addition, the 
coupling between diagonal cells and the neighboring cells is 
considered using the diagonal capacitance (CD) and the side 
capacitance (CS), respectively. The macro-model 
representation of a generalized 3D NAND flash array utilizing 
the compact model approach is shown in Fig. 3. As can be 
observed from Fig. 3, the 3D NAND flash array demands a 
comprehensive three-dimensional treatment of different 
coupling effects for accurate performance estimation as 
opposed to the planar NAND flash strings [12]-[13].  
III. MODEL PARAMETER EXTRACTION METHODOLOGY 
We devised a simple parameter extraction methodology for 
ease of implementation of the compact model without 
compromising with the accuracy. The extraction procedure is 
divided into two steps. The first step involves determination of  
TABLE I 
PARAMETERS USED FOR 3D NAND BIT STRING SIMULATION 
Parameter 10 WL string [10] 
Core filler diameter (tf) 35 nm  
Tunnel oxide (SiO2) thickness  4 nm  
Blocking oxide (SiO2) thickness 4 nm  
Body doping 1 x 1015 cm-3 
BSL drain doping (NBL) 5 x 10
19 cm-3 
SSL source doping (NBL) 5 x 10
19 cm-3 
WL work function (ϕM) 4.8 eV 
WL length (LWL) 50 nm 
Spacer (SiO2) thickness (tsp) 50 nm 
WL thickness (tWL) 40 nm 
Active channel thickness (tSi) 10 nm 
 
the coupling capacitances of the cell with help of mixed-mode 
TCAD simulations while the parameters of the basic cell are 
extracted in the second step.         
      Mixed-mode simulations of the 3×3×3 string array of 
vertical channel CT memory devices with O/N/O-stack and 
Macaroni body (Fig. 2(a)) were carried out using Sentaurus 
TCAD (release H-2013.03-SP2) [17]. The parameters used for 
the device simulations are listed in Table I. The different 
capacitance components (CV, CH, CS and CD) were extracted 
using inverted nodal admittance-matrix. The efficacy of the 
TCAD simulations in yielding an accurate estimation of the 
geometry dependent electrostatic effects for the flash memory 
is already established [12], [18]. It may be noted that due to 
the presence of metal plates for WL, the vertical coupling 
capacitance (CV) is significantly higher than the other 
components. Moreover, the diagonal capacitance (CD) is not 
significant and may be neglected for the cell morphology 
considered in this work.   
        Once the coupling capacitances are estimated, the next 
step is to extract the parameters of the basic cell which 
consists of a polysilicon GAA-NWFET. The BSIM-CMG 
110.0.0 compact model [19] for GAA-NWFET with 
cylindrical geometry (GEOMOD=3) was used to emulate the 
cell behavior. BSIM-CMG model parameters may be 
extracted directly from experimental characterization of the 
string-current dependence on the WL-voltage of the individual 
cells located at different positions along the string (single-WL 
measurement) utilizing the standard procedure reported in 
[19]. However, due to lack of experimental data for cells at 
different locations along the string, a two-fold approach was 
followed in this work. First, the central string (see Fig. 2(a)) 
with 10 WLs was simulated using Sentaurus TCAD (release 
H-2013.03-SP2) [17] utilizing the dimensions listed in Table I. 
The simulated structure (Fig. 4(a)) resembles the Macaroni 
body vertical channel CT memory obtained using punch-and-
plug process utilized for fabricating 3D NAND flash 
memories [8]-[10]. Although grain boundaries in the 
polysilicon channel are known to affect the string 
electrostatics and increase the device variability [9], [11], [20] 
we have neglected them for the sake of simplicity. Drift-
diffusion based simulations were performed assuming a 
constant mobility and utilizing Shockley-Read-Hall (SRH) 
recombination model. The TCAD simulation set up was 
calibrated by reproducing the experimental string current of a 
similar test structure [9] as shown in Fig. 4(b). The voltages of 
all 10 WLs were ramped together (multi-WL measurement) to  
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Fig. 4. (a) Cross-sectional view of the central string used for the 3D TCAD 
simulations and (b) calibration of the TCAD simulation set up by reproducing 
the experimental string-current multi-WL characteristics of 10 WL string [9]. 
 
 
 
Fig. 5. String current single-WL characteristics of WL0 and WL9 in (a) linear 
scale and (b) log scale obtained using TCAD simulations and HSPICE 
simulations after tuning the model parameters of BSIM-CMG 110.0 model.  
 
explore the average behavior of the string current [9]. It may 
be noted that the main aim of this work is to propose a method 
for formulating a compact model of 3D NAND flash rather 
than showing the exact values of the string current. 
     Subsequently, the calibrated TCAD set up was used to 
obtain the single-WL measurements for cells located at 
different positions along the string. The source/drain and 
channel series resistance is significantly higher in the 3D 
NAND flash string owing to the lightly doped polysilicon 
film. Therefore, when probing a particular cell, the WLs of all 
the other cells were biased at a high voltage (VWL = 5 V) to 
reduce the impact of series resistance. The parameters of the 
BSIM-CMG model were tuned following the standard 
extraction procedure [19] to reproduce the TCAD simulation 
results. As can be observed from Fig. 5, the HSPICE (version 
N-2017.12 [21]) simulation results of the BSIM-CMG model 
with modified parameters are in good agreement with the 
single-WL characteristics obtained via TCAD simulations for 
cells located at the extreme ends of the string: WL0 at the top 
and WL9 at the bottom. This clearly indicates the efficacy of 
the proposed model parameter extraction procedure in 
reproducing the electrical behavior of the 3D NAND flash 
string. The program/erase capabilities can also be appended to 
the compact model by utilizing a voltage-controlled-voltage 
source (VCVS) as shown in Fig. 2(a) and calibrating the 
parameters of the VCVS to match the experimental 
measurements.  
     It may be noted that we have considered a string with only 
10 WLs in this work owing to the lack of published 
experimental data for strings with higher number of stacked 
WLs. However, the proposed approach may be extended to 
model 3D NAND flash memory arrays with different page 
size, dimension, or number of stacked WL layers. 
IV. CONCLUSIONS 
In this letter, we have formulated a behavioral compact model 
for the 3D NAND flash memory. The simple model parameter 
extraction procedure is described in detail. The model 
accurately reproduces the electrical behavior of the string 
taking into account the capacitive coupling in different 
directions inherent to the 3D geometry. This work is an 
important step in the direction of exploiting 3D NAND flash 
memories for different unconventional analog applications. 
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